

FEATURES

- 1kHz to 68MHz Square Wave Output
- 0.5% (Typ) Initial Frequency Accuracy
- Frequency Error <1.1% Over All Settings
- 10ppm/°C Typical Frequency Drift Over Temperature
- 0.1% Resolution
- 1.7mA Typical Supply Current ($f < 1\text{MHz}$, $V_S = 2.7\text{V}$)
- 2.7V to 5.5V Single Supply Operation
- Jitter <0.4% Typical 1kHz to 8MHz
- Easy to Use SPI (LTC6903) or I²C (LTC6904) Serial Interface
- Output Enable Pin
- -40°C to 125°C Operation
- MS8 Package

APPLICATIONS

- Precision Digitally Controlled Oscillator
- Power Management
- Direct Digital Frequency Synthesis (DDS) Replacement
- Replacement for DAC and VCO
- Switched Capacitor Filter Clock

DESCRIPTION

The LTC[®]6903/LTC6904 are low power self contained digital frequency sources providing a precision frequency from 1kHz to 68MHz, set through a serial port. The LTC6903/LTC6904 require *no external components* other than a power supply bypass capacitor, and they operate over a single wide supply range of 2.7V to 5.5V.

The LTC6903/LTC6904 feature a proprietary feedback loop that linearizes the relationship between digital control setting and frequency, resulting in a very simple frequency setting equation:

$$f = 2^{\text{OCT}} \cdot \frac{2078(\text{Hz})}{\left(2 - \frac{\text{DAC}}{1024}\right)}; 1\text{kHz} < f < 68\text{MHz}$$


Where OCT is a 4-bit digital code and DAC is a 10-bit digital code.

The LTC6903 is controlled by a convenient SPI compatible serial interface. The LTC6904 uses an industry standard I²C compatible interface.


LT, LT, LTC and LTM are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners. Protected by U.S. Patents including 6342817 and 6614313.

TYPICAL APPLICATION

A Microcontroller Controlling Its Clock



LTC6903 Frequency Error Distribution



6903 TA01b

69034fb

LTC6903/LTC6904

ABSOLUTE MAXIMUM RATINGS

(Note 1)

Total Supply Voltage (V ⁺ to GND)	6V
Maximum Voltage on any Pin	(GND – 0.3V) ≤ V _{PIN} ≤ (V ⁺ + 0.3V)
Output Short Circuit Duration (Note 2)	Indefinite
Operating Temperature Range (Note 3)	
LTC6903CMS8/LTC6904CMS8	–40°C to 85°C
LTC6903IMS8/LTC6904IMS8	–40°C to 85°C
LTC6903HMS8/LTC6904HMS8	–40°C to 125°C
Specified Temperature Range (Note 4)	
LTC6903CMS8/LTC6904CMS8	–40°C to 85°C
LTC6903IMS8/LTC6904IMS8	–40°C to 85°C
LTC6903HMS8/LTC6904HMS8	–40°C to 125°C
Storage Temperature Range	–65°C to 150°C
Lead Temperature (Soldering, 10sec)	300°C

PACKAGE/ORDER INFORMATION

<p>MS8 PACKAGE 8-LEAD PLASTIC MSOP T_{JMAX} = 150°C, θ_{JA} = 200°C/W</p> <p>*SEN (LTC6903) ADR (LTC6904)</p>	ORDER PART NUMBER
	LTC6903CMS8 LTC6903IMS8 LTC6903HMS8
	LTC6904CMS8 LTC6904IMS8 LTC6904HMS8
	MS8 PART MARKING*
	LTABN
	LTAES

*The temperature grade is identified by a label on the shipping container. Consult LTC Marketing for parts specified with wider operating temperature ranges.

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. V⁺ = 2.7V to 5.5V, GND = 0V, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Δf _i	Initial Frequency Accuracy	f = 1.039kHz, V ⁺ = 3V, C _{LOAD} = 5pF			±0.75	%
Δf	Total Frequency Accuracy (Note 7)	Single Output Active: Over All Settings, V ⁺ = 2.7V, C _{LOAD} = 5pF Over All Settings, V ⁺ = 5.5V, C _{LOAD} = 5pF LTC6903CMS8, LTC6904CMS8: Over All Settings, V ⁺ = 2.7V, C _{LOAD} = 5pF ● Over All Settings, V ⁺ = 5.5V, C _{LOAD} = 5pF ● LTC6903HMS8, LTC6903IMS8, LTC6904HMS8, LTC6904IMS8: Over All Settings, V ⁺ = 2.7V, C _{LOAD} = 5pF ● Over All Settings, V ⁺ = 5.5V, C _{LOAD} = 5pF ●		0.5 0.5 0.5 0.5	1.1 1.6 1.65 2	% % % %
f _{MAX}	Maximum Operating Frequency			68		MHz
f _{MIN}	Minimum Operating Frequency			1.039		kHz
Δf/ΔT	Frequency Drift Over Temperature			10		ppm/°C
Δf/ΔV	Frequency Drift Over Supply			0.05		%/V
	Long Term Frequency Stability			300		ppm/√kHr
	Timing Jitter (See Graph)	1.039kHz to 8.5MHz 1.039kHz to 68MHz		0.4 1		% %
	Duty Cycle	1.039kHz to 1MHz 1.039kHz to 68MHz	● 49	50 50	51	% %
R _{OUT}	Output Resistance	CLK, CLK Pins, V ⁺ = 2.7V		45		Ω
V _{OH}	High Level Output Voltage	V ⁺ = 5.5V, 4mA Load ● V ⁺ = 2.7V, 4mA Load ● V ⁺ = 5.5V, 1mA Load ● V ⁺ = 2.7V, 1mA Load ●	4.8 2	5.3 2.3		V V
V _{OL}	Low Level Output Voltage	V ⁺ = 5.5V, 4mA Load ● V ⁺ = 2.7V, 4mA Load ● V ⁺ = 5.5V, 1mA Load ● V ⁺ = 2.7V, 1mA Load ●		0.15 0.25 0.05 0.05	0.3 0.45	V V V V

69034fb

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. $V^+ = 2.7\text{V}$ to 5.5V , $\text{GND} = 0\text{V}$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
t_r	Output Rise Time (10% - 90%)	$V^+ = 5.5\text{V}$, $R_{\text{LOAD}} = \infty$, $C_{\text{LOAD}} = 5\text{pF}$		1		ns
		$V^+ = 2.7\text{V}$, $R_{\text{LOAD}} = \infty$, $C_{\text{LOAD}} = 5\text{pF}$		1		ns
t_f	Output Fall Time (10% - 90%)	$V^+ = 5.5\text{V}$, $R_{\text{LOAD}} = \infty$, $C_{\text{LOAD}} = 5\text{pF}$		1		ns
		$V^+ = 2.7\text{V}$, $R_{\text{LOAD}} = \infty$, $C_{\text{LOAD}} = 5\text{pF}$		1		ns

POWER REQUIREMENTS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. $V^+ = 2.7\text{V}$ to 5.5V , $\text{GND} = 0\text{V}$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V_S	Supply Voltage	Applied Between V^+ and GND	● 2.7		5.5	V
I_S , SHDN	V^+ Supply Current, Shutdown	$V_S = 2.7\text{V}$	●	0.25	0.6	mA
		$V_S = 5.5\text{V}$	●	0.6	2.2	mA
I_S , DC	V^+ Supply Current, Single Output Enabled	$f = 68\text{MHz}$, 5pF Load, $V^+ = 2.7\text{V}$	●	3.6	7	mA
		$f < 1\text{MHz}$, $V^+ = 2.7\text{V}$	●	1.7	3.1	mA
		$f = 68\text{MHz}$, 5pF Load, $V^+ = 5.5\text{V}$	●	7	15	mA
		$f < 1\text{MHz}$, $V^+ = 5.5\text{V}$	●	1.9	4.5	mA

SERIAL PORT ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. $V^+ = 2.7\text{V}$ to 5.5V , $\text{GND} = 0\text{V}$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V_{IH}	Min High Level Input Voltage SEN, SCK, SDI Pins		●		0.67 V^+	V
V_{IL}	Max Low Level Input Voltage SEN, SCK, SDI Pins		●	0.33 V^+		V
I_{IN}	Digital Input Leakage SEN, SCK, SDI Pins		●		10	μA

TIMING CHARACTERISTICS

The ● denotes specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. $V^+ = 2.7\text{V}$ to 5.5V , $\text{GND} = 0\text{V}$, unless otherwise noted.

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS
LTC6903 (Notes 5, 6)					
f_{SCK}	Serial Port Clock Frequency	●		20	MHz
t_{CKHI}	Min Clock High Time	●		25	ns
t_{CKLO}	Min Clock Low Time	●		25	ns
t_{SU}	Min Setup Time - SDI to SCK	●		10	ns
t_{HLD}	Min Hold Time - SCK to SDI	●		10	ns
t_{LCH}	Min Latch Time - $\overline{\text{SEN}}$ to $\overline{\text{SEN}}$	●		400	ns
t_{FCK}	Min First Clock - $\overline{\text{SEN}}$ to SCK	●		20	ns
LTC6904 (Notes 5, 6)					
f_{SMB}	SMBus Operating Frequency	●	10	100	kHz
t_{BUF}	Bus Free Time Between Stop and Start Condition	●	4.7		μs
$t_{\text{HD, STA}}$	Hold Time After (Repeated) Start Condition	●	4.0		μs
$t_{\text{SU, STA}}$	Repeated Start Condition Setup Time	●	4.7		μs
$t_{\text{SU, STO}}$	Stop Condition Setup Time	●	4.0		μs

LTC6903/LTC6904

TIMING CHARACTERISTICS

The ● denotes specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. $V^+ = 2.7\text{V}$ to 5.5V , $\text{GND} = 0\text{V}$, unless otherwise noted.

SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS
LTC6904 (Notes 5, 6)						
$t_{\text{HD, DAT}}$	Data Hold Time	●	300			ns
$t_{\text{SU, DAT}}$	Data Setup Time	●	250			ns
t_{LOW}	Clock Low Period	●	4.7			μs
t_{HIGH}	Clock High Period	●	4.0		50	μs
t_f	Clock, Data Fall Time	●			300	ns
t_r	Clock, Data Rise Time	●			1000	ns

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: A heatsink may be required to keep the junction temperature below the absolute maximum when the output is shorted indefinitely.

Note 3: The LTC6903CMS8, LTC6904CMS8, LTC6903IMS8, and LTC6904IMS8 are guaranteed functional over the operating temperature range of -40°C to 85°C . The LTC6903HMS8 and LTC6904HMS8 are guaranteed functional over the extended operating temperature range of -40°C to 125°C .

Note 4: The LTC6903CMS8 and LTC6904CMS8 are guaranteed to meet




the specified performance limits over the 0°C to 70°C temperature range and are designed, characterized and expected to meet the specified performance from -40°C to 85°C but are not tested or QA sampled at these temperatures. The LTC6903IMS8 and LTC6904IMS8 are guaranteed to meet the specified performance limits over the -40°C to 85°C temperature range. The LTC6903HMS8 and LTC6904HMS8 are guaranteed to meet the specified performance limits over the -40°C to 125°C temperature range.

Note 5: All values are referenced to V_{IH} and V_{IL} levels.







Note 6: Guaranteed by design and not subject to test.

Note 7: Parts with tighter frequency accuracy are available. Consult LTC Marketing for details.

TYPICAL PERFORMANCE CHARACTERISTICS



TYPICAL PERFORMANCE CHARACTERISTICS



PIN FUNCTIONS

GND (Pin 1): Negative Power Supply (Ground). Should be tied directly to a ground plane for best performance.

SDI (Pin 2): Serial Data Input. Data for serial transfer is presented on this pin.

SCK (Pin 3): Serial Port Clock. Input, positive edge triggered. Clocks serial data in on rising edge.

SEN (Pin 4): Serial Port Enable (6903 Only). Input, active LOW. Initiates serial transaction when brought LOW, finalizes transaction when brought HIGH after 16 clocks.

ADR (Pin 4): Serial Port Address (6904 Only). Sets the I²C serial port address.


CLK (Pin 5): Auxiliary Clock Output. Frequency set by serial port.

CLK (Pin 6): Main Clock Output. Frequency set by serial port.

OE (Pin 7): Asynchronous Output Enable. CLK and \overline{CLK} are set LOW when this pin is LOW.

V⁺ (Pin 8): Positive Power Supply. This supply must be kept free from noise and ripple. It should be bypassed directly to a ground plane with a quality 0.1 μ F capacitor. Additional bypass may be necessary for operation at high frequency or under larger loads.

BLOCK DIAGRAM



THEORY OF OPERATION

The LTC6903/LTC6904 contain an internal feedback loop which controls a high frequency square wave VCO operating between 34MHz and 68MHz. The internal feedback loop frequency is set over an octave by a 10-bit resistor DAC. The VCO tracks the internal feedback loop frequency and the output frequency of the VCO is divided by one of sixteen possible powers of two.

Higher VCO frequencies and lower output divider settings can result in higher output jitter. Random jitter at the lower

frequency ranges is very low because of the high output divisor.

The higher frequency settings will display some deterministic jitter from coupling between the control loop and the output. This shows up in the frequency spectrum as spurs separated from the fundamental frequency by 1MHz to 2MHz.

APPLICATIONS INFORMATION

Frequency Setting Information

The frequency output of the LTC6903/LTC6904 is determined by the following equation:

$$f = 2^{\text{OCT}} \cdot \frac{2078(\text{Hz})}{\left(2 - \frac{\text{DAC}}{1024}\right)}$$

where DAC is the integer value from 0-1023 represented by the serial port register bits DAC[9:0] and OCT is the integer value from 0-15 represented by the serial port register bits OCT [3:0].

Use the following two steps to choose binary numbers “OCT” and “DAC” in order to set frequency “f”:

1) Use Table 1 to Choose “OCT” or use the following formula, rounding down to the integer value less than or equal to the result.

$$\text{OCT} = 3.322 \log\left(\frac{f}{1039}\right)$$

2) Choose “DAC” by the following formula, rounding DAC to the nearest integer:

$$\text{DAC} = 2048 - \frac{2078(\text{Hz}) \cdot 2^{(10+\text{OCT})}}{f}$$

APPLICATIONS INFORMATION

**Table 1. Output Frequency Range vs OCT Setting
(Frequency Resolution 0.001 • f)**

f ≥	f <	OCT
34.05MHz	68.03MHz	15
17.02MHz	34.01MHz	14
8.511MHz	17.01MHz	13
4.256MHz	8.503MHz	12
2.128MHz	4.252MHz	11
1.064MHz	2.126MHz	10
532kHz	1063kHz	9
266kHz	531.4kHz	8
133kHz	265.7kHz	7
66.5kHz	132.9kHz	6
33.25kHz	66.43kHz	5
16.62kHz	33.22kHz	4
8.312kHz	16.61kHz	3
4.156kHz	8.304kHz	2
2.078kHz	4.152kHz	1
1.039kHz	2.076kHz	0

For example, to set a frequency of 6.5MHz, first look at Table 1 to find an OCT value. 6.5MHz falls between 4.25MHz and 8.5MHz yielding an OCT value of 12 or 1100. Substituting the OCT value of 12 and the desired frequency of 6.5MHz into the previous equation results in:

$$\text{DAC} = 2048 - \frac{2078(\text{Hz}) \cdot 2^{(10+12)}}{6.5\text{e}6(\text{Hz})} = 707.113$$

Rounding 707.113 to the nearest integer yields a DAC value of 707 (or a 10-bit digital word of 1011000011.)

Power Up State

When power is first applied to the LTC6903/LTC6904, all register values are automatically reset to 0. This results in an output frequency of 1.039kHz with both outputs active.

Output Spectrum

In most frequency ranges, the output of the LTC6903/LTC6904 is generated as a division of the higher internal

clock frequency. This helps to minimize jitter and sub-harmonics at the output of the device. In the highest frequency ranges, the division ratio is reduced, which will result in greater cycle-to-cycle jitter as well as spurs at the internal sampling frequency. Because the internal control loop runs at 1MHz to 2MHz without regard to the output frequency, output spurs separated from the set frequency by 1MHz to 2MHz may be observed. These spurs are characteristically more than 30dB below the level of the set frequency.

Frequency Settling

When frequency settings change, the settling time and shape differ depending on which bits are changed. Changing only the OCT bits will result in an instantaneous change in frequency for OCT values below 10. Values of 10 and above may take up to 100μs to settle due to the action of internal power conservation circuitry.

Changing the DAC bits will result in a smooth transition between the frequencies, occupying at most 100μs, with little overshoot.

Changing both the OCT and DAC bits simultaneously may result in considerable excursion beyond the frequencies requested before settling.

It should be noted that changing the DAC bits at the lower frequency ranges will result in a seemingly instantaneous frequency change because the settling time depends on the internal loop frequency rather than the set frequency.

Power Supply Bypass

In order to obtain the accuracies represented in this datasheet, it is necessary to provide excellent bypass on the power supply. Adequate bypass is a 1μF capacitor in parallel with a 0.01μF capacitor connected within a few millimeters of the power supply leads.

Monotonicity and Linearity

The DAC in the LTC6903/LTC6904 is guaranteed to be 10-bit monotonic. Nonlinearity of the DAC is less than 1%.

APPLICATIONS INFORMATION

Additionally, the LTC6903/LTC6904 is guaranteed to be monotonic when switching between octaves with the OCT setting bits. For example, the frequency output with a DAC setting of “1111111111” and an OCT setting of “1100” will always be lower than the frequency output with a DAC setting of “0000000000” and an OCT setting of “1101”. Linearity at these transition points is typically around 3 LSBs.

Output Loading and Accuracy

Improper loading of the outputs of the LTC6903/LTC6904, especially with poor power supply bypassing, will result in accuracy problems. At low frequencies, capacitive loading of the output is not a concern. At frequencies above 1MHz, attention should be paid to minimize the capacitive load on the CLK and $\overline{\text{CLK}}$ pins.

The LTC6903/LTC6904 is designed to drive up to 5pF on each output with no degradation in accuracy. 5pF is equivalent to one to two HC series logic inputs. A standard 10x oscilloscope probe usually presents between 10pF and 15pF of capacitive load.

It is strongly suggested that a high speed buffer is used when driving more than one or two logic inputs, when driving a line more than 5 centimeters in length, or a capacitive load greater than 5pF.

Output Control

The CLK and $\overline{\text{CLK}}$ outputs of the LTC6903/LTC6904 are individually controllable through the serial port as described in Table 2 below. The low power mode may also be accessed through these control bits. It is preferred that unused outputs be disabled in order to reduce power dissipation and improve accuracy.

Disabling an unused output will improve accuracy of operation at frequencies above 1MHz. An unused output running with no load typically degrades frequency accuracy up to 0.2% at 68MHz. An unused output running into a 5pF load typically degrades frequency accuracy up to 0.5% at 68MHz.

Table 2. Output Configuration

CNF1	CNF0	CLK	$\overline{\text{CLK}}$
0	0	ON	CLK + 180°
0	1	OFF	ON
1	0	ON	OFF
1	1	Powered-Down*	

*Powered-Down: When in this mode, the chip is in a low power state and will require approximately 100 μ s to recover. This is not the same effect as the OE pin, which is fast, but uses more power supply current.


Serial Port Bitmap (LTC6903/LTC6904)

(All serial port register bits default LOW at power up)

Table 3

D15	D14	D13	D12	D11	D10	D9	D8
OCT3	OCT2	OCT1	OCT0	DAC9	DAC8	DAC7	DAC6
D7	D6	D5	D4	D3	D2	D1	D0
DAC5	DAC4	DAC3	DAC2	DAC1	DAC0	CNF1	CNF0

Timing Diagram (LTC6903)



6903 TD01

APPLICATIONS INFORMATION

Serial Port Register Description

OCT[3:0] - Frequency Divider Setting. (See Frequency Setting Section)

DAC[9:0] - Master Oscillator Frequency Setting. (See Frequency Setting Section)

CNF[1:0] - Output Configuration - This controls outputs CLK and $\overline{\text{CLK}}$ according to Table 2.

LTC6903 SPI Compatible Interface

A serial data transfer is composed of sixteen (16) bits of data labeled D15 through D0. D15 is the first bit of data presented in each transaction. All serial port register bits are set LOW on power-up.


Writing Data (LTC6903 Only)

When the $\overline{\text{SEN}}$ line is brought LOW, serial data presented on the SDI input is clocked in on the rising edges of SCK until $\overline{\text{SEN}}$ is brought HIGH. On every eighth rising edge of SCK, the preceding 8-bits of data are clocked into the internal register. It is therefore possible to clock in only the 8 {D15 - D8} most significant bits of data rather than completing an entire transfer.


The serial data transfer starts with the most significant bit and ends with the least significant bit of the data, as shown in the timing diagram.

TIMING DIAGRAMS

Timing Diagram (LTC6904)



Typical LTC6904 Input Waveform—Programming Frequency to 68MHz ($\overline{\text{ADR}}$ Pin Set LOW)



TYPICAL APPLICATIONS

LTC6904 I²C Interface

The LTC6904 communicates with a host (master) using the standard I²C 2-wire interface. The Timing Diagram shows the timing relationship of the signals on the bus. The two bus lines, SDA and SCL, must be high when the bus is not in use. External pull-up resistors or current sources, such as the LTC1694 SMBus Accelerator, are required on these lines. If the I²C interface is not driven with a standard I²C compatible device, care must be taken to ensure that the SDA line is released during the ACK cycle to prevent bus contention.

The LTC6904 is a receive-only (slave) device. The master can communicate with the LTC6904 using the Write Word protocols as explained later.

The START and STOP Conditions

When the bus is not in use, both SCL and SDA must be high. A bus master signals the beginning of a communication to a slave device by transmitting a START condition. A START condition is generated by transitioning SDA from high to low while SCL is high.

When the master has finished communicating with the slave, it issues a STOP condition. A STOP condition is generated by transitioning SDA from low to high while SCL is high. The bus is then free for communication with another SMBus device.

Acknowledge

The Acknowledge signal is used for handshaking between the master and the slave. An Acknowledge (active LOW)

generated by the slave lets the master know that the latest byte of information was received. The Acknowledge related clock pulse is generated by the master. The master releases the SDA line (HIGH) during the Acknowledge clock pulse. The slave-receiver must pull down the SDA line during the Acknowledge clock pulse so that it remains a stable LOW during the HIGH period of this clock pulse.

Write Word Protocol


The master initiates communication with the LTC6904 with a START condition and a 7-bit address followed by the Write Bit (Wr) = 0. The LTC6904 acknowledges and the master delivers the most significant data byte. Again the LTC6904 acknowledges and the data is latched into the most significant data byte input register. The master then delivers the least significant data byte. The LTC6904 acknowledges once more and latches the data into the least significant data byte input register. Lastly, the master terminates the communication with a STOP condition.

Slave Address

The LTC6904 can respond to one of two 7-bit addresses. The first 6 bits (MSBs) have been factory programmed to 001011. The address pin, ADR (Pin 4) is programmed by the user and determines the LSB of the slave address, as shown in the table below:


ADR (Pin 4)	LTC6904 Address
0	0010111
1	0010110

Write Word Protocol Used by the LTC6904



PACKAGE DESCRIPTION

MS8 Package
8-Lead Plastic MSOP
 (Reference LTC DWG # 05-08-1660)



- NOTE:
1. DIMENSIONS IN MILLIMETER/(INCH)
 2. DRAWING NOT TO SCALE
 3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
 4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
 5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX

